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Abstract—A voltage doubler circuit is realized to extend the
soft-switching range of Dual Active Bridge (DAB) converters.
No extra hardware is added to the DAB to form this circuit,
since it is composed of the dc blocking capacitor and the low
side full bridge converter, which already exist in DAB. With the
voltage doubler, the DAB converter can achieve soft switching
and high efficiency when the low side dc voltage is close to 2
pu (1 pu is the high side dc voltage divided by the transformer
turn ratio), which can be realized only when the low side dc
voltage is close to 1 pu by using the conventional phase shift
modulation in DAB. Thus the soft switching range is extended.
The soft switching boundary conditions are derived. A map to
show the soft switching or hard switching in the full load and
voltage range is obtained. The feasibility and effectiveness of the
proposed method is finally verified by experiments.
I. INTRODUCTION
The DAB is a promising topology in applications like solid
state transformers, DC grid, and electrical vehicles, as it per-
forms bidirectional power transfer with an efficient, compact,
galvanic isolated and simple circuit [1–3]. The conventional
Phase Shift Modulation (PSM) to control the power delivered
by the DAB is simple and effective [4], where both the two full
bridges generate square waveforms with 50% duty ratio, then
the power is controlled by regulating the phase shift angle be-
tween the two square waveforms. Nevertheless, challenges still
exist in order to realize soft-switching when the voltage of the
converter has a wide range. Various modulation strategies have
been proposed in the literature to extend the soft-switching
range, e.g. the phase shift modulation with one duty ratio (or
hybrid phase shift modulation) and the phase shift modulation
with two duty ratios [5–7]. By introducing duty ratios, these
modulations can realize triangular or trapezoidal transformer
current. Although the two modulation strategies are different
in terms of transformer current shape, their essence to realize
Zero Current Switching (ZCS) by running the converter in
Discontinuous Current Mode (DCM) is the same. However,
the bybrid phase shift modulation has two control parameters
and the phase shift modulation with two duty ratios has three
control parameters. The impact of these parameters is deeply
coupled with each other. Thus the complexity of the controller
design is much increased. Actually, a look-up table is nor-
mally used instead of a linear controller when these complex
modulatin strategies are applied. Therefore, the PSM deserves
to be studied more for an improved performance, due to its
lower complexity, before pursuing other more complicated
modulation strategies.
In this paper, a voltage doubler circuit is proposed in DAB
to achieve a wide soft switching range even when the output
voltage is doubled. Without extra hardware, the voltage doubler
circuit is formed by the components already existing in the
DAB. The voltage doubler circuit is realized by still using PSM
with a little modification. The operation principle of proposed
method is demonstrated, the soft switching area is obtained by
deriving the soft switching boundary conditions, the analysis
is finally verified by experimental results.
II. OPERATION PRINCIPLE
A DAB converter consists of two full bridges (formed by
Q1 ∼ Q8), a transformer T (turn ratio n : 1), an inductor
Ls, two DC blocking capacitors Cbp and Cbs, and dc bus
capacitors Ch and Cl, as shown in Fig. 1. Besides, ip and is
are the transformer currents at high and low side, respectively,
vp and vs are the transformer voltages at high and low side,
respectively, vAB and vCD are the voltages generated by the
high and low side full bridge, respectively. It should be noted
that the dc blocking capacitors are used to prevent the magnetic
saturation of the transformer. Actually, the saturation issue
of the transformer is rarely studied in the literature, where
the solutions include peak current control [9], ′magnetic ear′
[10, 11], etc. But the peak current signal can be easily distorted
by noise especially when the switching frequency is high,
while the magnetic ear is composed of an auxiliary core and
an extra circuit. Compared with them, using DC blocking
capacitors is an easier and more feasible method.
As mentioned in Section I the PSM is used in the DAB.
The gate signals, voltage and current waveforms are shown
in Fig. 2, where φ is the phase shift angle between the high
and low side square waveforms vAB and vCD, and Ts is the
switching cycle of the converter. The two parameters I1 and
I2 are critical for identifying whether soft switching can be
achieved. By solving the trigonometry shown in Fig. 2, they
can be obtained as (1) and (2).
I2 − φTs ∗ (Vh + nVl)
2πLs
= −I1 (1)
I2 = I1 +
(π − φ)Ts ∗ (Vh − nVl)
2πLs
(2)
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Fig. 1. A dual active bridge converter.
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Fig. 2. Gate signals, voltages generated by the full bridges, the voltage and current of the transformer in the DAB using PSM when (a) I1 ≥ 0, I2 ≥ 0 (b)
I1 ≥ 0, I2 < 0 (c) I1 < 0, I2 ≥ 0.
Then I1 and I2 are derived as (3) and (4).
I1 =
πnVl − (π − 2φ)Vh
4πfsLs
(3)
I2 =
πVh − (π − 2φ)nVl
4πfsLs
(4)
where fs is the switching frequency of the DAB.
The equivalent circuits of the converter during the zero
voltage turn on transient of the high and low side full bridges
are shown in Fig. 3(a) (t = t2) and Fig. 3(b) (t = t1),
respectively, where t1 and t2 are shown in Fig. 2, and Coss,Qx
is the parasitic capacitor of the power switch Qx. In Fig. 3(a)
when t = t2, vcoss,Q2 = vcoss,Q3 = Vh, thus the dynamic
equations of the parasitic capacitors and the series inductor
can be obtained as (5) and (6).
Ls
dip(t)
dt
= vcoss,Q2(t)− nVl (5)
Coss,Q2
dvcoss,Q2(t)
dt
= −1
2
ip(t) (6)
The parasitic capacitor voltage in time domain is then
derived as (7), where ω is defined as (8).
vcoss,Q2(t) = (Vh − nVl)cos(ωt)− I2ωLssin(ωt) + nVl (7)
ω =
1√
2LsCoss,Q2
(8)
Because Zero Voltage Switching (ZVS) of Q2 and Q3
can only happen if their parasitic voltages can get to zero by
resonance. The boundary condition of the ZVS in high side
full bridge is then obtained as (9) according to (7), and further
derived to (10).
√
(Vh − nVl)2 + I22ω2L2s ≥ nVl (9)
I2 ≥
√
2Coss,Q2(2nVhVl − V 2h )
Ls
(10)
nI1 ∗ Tdead
2 ∗ Coss,Q6 ≥ Vl (11)
I1 ≥ 2Coss,Q6Vl
nTdead
(12)
In Fig. 3(b), the parasitic capacitor Coss,Q6 is charged by
the series inductor current I1 times by the transformer turn
ratio n. When t = t1, the parasitic capacitor voltage of Q5
is Vl, as shown in Fig. 2. Thus, in order to realize ZVS in
Q5, the parasitic capacitor voltage of Q5 must be discharged
to zero or Coss,Q6 must be charged from zero to Vl. Because
after t = t1, I1 will have a relatively small di/dt, as shown in
Fig.2, nI1 is then considered to be constant during the short
switching transient. Therefore, with the same principle, the
boundary condition to achieve ZVS in low side full bridge is
obtained in (11) and further derived to (12).
ip
LS
Vh nVl
Coss,Q2
Coss,Q1 Coss,Q3
Coss,Q4
nI1
Vl
Coss,Q6
Coss,Q5
(a)
(b)
Fig. 3. Equivalent circuits of the converter during the zero voltage turn on
transient of (a) the high side full bridge, t = t2 (b) the low side full bridge
t = t1.
According to (7), the voltage variation of Coss,Q2 starting
from t = t1 can be obtained and it is shown in Fig. 4, where
the values of the parameters are listed in Table I in Section
III. As seen, if I2 is larger then a certain value, the parasitic
capacitor voltage will decrease to zero by means of resonance
and then be clamped by the anti-parallel diode. Thus ZVS
can be achieved. The dashed line illustrates the resonance of
the parasitic capacitor voltage assuming the anti-parallel diode
does not exist.
Besides, another critical indicator to evaluate the efficiency
of the DAB is the circulating power Q generated during the
commutation of the transformer current. The circulating power
can be otained by solving the simple trigonometry in Fig. 2,
and they are shown in (13) (15) and further derived to (16).
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Fig. 4. The impact of I2 on the parasitic capacitor voltage resonance of Q2.
if I1 ≥ 0 && I2 ≥ 0,
Q =
I1
2 ∗ I1I1+I2 ∗
φTs
2π ∗ nVl
0.5Ts
(13)
if I1 ≥ 0 && I2 < 0,
Q =
−I2
2 ∗ −I2I1−I2 ∗
(π−φ)Ts
2π ∗ Vh
0.5Ts
(14)
if I1 < 0 && I2 ≥ 0,
Q =
−I1
2 ∗ −I1−I1+I2 ∗
(π−φ)Ts
2π ∗ nVl
0.5Ts
(15)
Q =
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
φI1
2nVl
2π(I1 + I2)
, ifI1 ≥ 0 && I2 ≥ 0
(π − φ)I22Vh
2π(I1 − I2) , ifI1 ≥ 0 && I2 < 0
(π − φ)I12nVl
2π(−I1 + I2) , ifI1 < 0 && I2 ≥ 0
(16)
The active power delivered by the DAB using PSM is well
known, and it is shown in (17).
P =
nVhVl
2π2fsLs
φ(π − φ) (17)
Then, a map to show the soft switching and hard switching
of the DAB as well as the ciculating power ratio (Q/P )
in different load and low side voltage conditions with PSM
is obtained and it is shown in Fig. 5(a). As seen, the soft
switching range is wide when the low side dc voltage is
close to 1 pu (1 pu = Vh/n), and the circulating power is
relatively low as well. The soft switching range shrinks and
the relative circulating power increases when the low side dc
voltage decreases. The performance degrades even worsely
when low side dc voltage increases. The soft switching area
almost disappears and the relative circulating ratio is larger
than 1/10 in more than 80% of the load range when low side dc
voltage increases to 2 pu. With this awful performance, a 2 pu
low side dc voltage operation condition is not recommended.
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Fig. 6. Gate signals, voltages generated by the full bridges, the voltage and
current of the transformer in the DAB when voltage doubler circuit is enabled
In order to improve the performance of the DAB when
low side voltage is close to 2 pu, a voltage doubler circuit
is proposed. Instead of adding components into the DAB
converter, the idea is to rearrange the gate signal sequence
of the low side full bridge to generate a bias voltage on the
low side dc blocking capacitor Cbs. Then this voltage together
with the voltage of low side tranformer winding can generate
a higher voltage level. The modulation strategy of the voltage
doubler circuit is shown in Fig. 6, where the only difference
compared with PSM shown in Fig. 2 is that Q7 is kept off
and Q8 is kept on instead of having PWM signals. Thus, the
low side full bridge will generate a square wave form vCD
with 50% duty ratio and two voltage levels 0 and Vl instead
of ±Vl. The dc component in this square wave form becomes
Vl/2, and it will drop on the dc blocking capacitor Cbs, as
shown in Fig. 6 (VCbs). The low side voltage of the transformer
then turns into ±Vl/2 from ±Vl. Since the voltage doubler
circuit is recommended for 2 pu low side dc voltage operation
condition, the low side transformer voltage is thus close to ±
1 pu. Therefore, a similar soft switching area with Fig. 5(a),
when Vl is close to 1 pu, is expected. The boundary conditions
of soft switching area in the voltage doubler circuit are actually
the same with PSM, which are (10) and (12), because the same
equivalent circuits during ZVS as shown in Fig. 3 are still valid
in the voltage doubler circuit. I1 and I2 can still be calculated
as (3) and (4), but Vl should be changed to Vl/2 since the
low side transformer voltage changes from ±Vl to ±Vl/2. The
same change should also be applied to the calculations of the
active power P and ciculating power Q in (16) and (17). Then
by using the proposed voltage doubler circuit the map in Fig.
5(a) becomes Fig. 5(b). As seen, just like expected, the soft
switching area when Vl is 2 pu is very similar to the scenario
when Vl is 1 pu, which is large and covers almost all the load
range. The circulating power ratio is smaller than 1/10 in more
than 80% of the load range. This much improved performance
degrades slightly even Vl decreases or increases from 2 pu.
III. EXPERIMENTAL RESULTS
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Fig. 7. A picture of the prototype and the test platform.
TABLE I. PARAMETERS USED FOR EXPERIMENTS.
Parameters Values
Nominal power 1000 W
High side voltage Vh 200 V
Turn ratio of the transformer n : 1 3.5:1
Low side voltage Vl 1 pu = Vhn = 57 V
Series inductor Ls 40 μH
Switching frequency fs 100 kHz
Deadtime Tdead 200 ns
DC blocking capacitor Cbp 10 μF x 8
DC blocking capacitor Cbs 10 μF x 15
Output capacitors Coss,Q1 ∼ Coss,Q4 158 pF
Output capacitors Coss,Q5 ∼ Coss,Q8 401 pF x 2
Experimental results are obtained from a test platform
shown in Fig. 7, where all the parameters are listed in Table
I. Fig. 8 shows the square waveforms generated by the high
and low side full bridges, and the low side transformer current
of the DAB when Vl = 1.34 pu. As seen, the voltage square
waveform vCD generated by the low side full bridge jumps
between ±Vl and has no dc component when PSM is applied.
While, the voltage levels of vCD become 0 and Vl when
voltage doubler circuit is enabled, which introduces a Vl/2 dc
component in vCD. These features matches with the analysis
in Section II very well. Moreover, in the scenario shown in Fig.
8(a) @ 550 W, I2 is below zero, and it cannot fulfill the soft
switching condition of the high side full bridge in (10). Thus,
the high side full bridge operates in hard switching condition,
which not only leads to a low efficiency but also induces a
high voltage spike in the high side full bridge that may destroy
the power switches by overvoltage. The reason of the voltage
spike is that in hard switching condition the parasitic capacitor
voltage is larger then zero when the power switch in parallel
turns on. The short circuit of the parasitic capacitor will then
creates a very large di/dt in the leg. Considering the stray
inductance always exists in the leg, a voltage spike is thus
generated. The amplitude of the voltage spike decreases when
the load increases from 550 W to 850 W, then disappears when
maximum 
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Fig. 5. A map to show the soft switching and hard switching of the DAB in different load and low side dc voltage conditions (a) w/o voltage doubler (b) with
voltage doubler.
the load is 950 W, because I2 increases as load increases, and
the parasitic capacitor is discharged more and thereby lower
voltage is left for short circuit. This change in performance
matches very well with the analysis in Fig. 4. Then voltage
doubler circuit is enabled, and the waveforms change from Fig.
8(a) to Fig. 8(b). Because I2 is much larger, so the voltage
spikes in vAB disappear and efficiency increases a lot, e.g.
from 84.5% to 94.2% when load is 550 W.
The efficiency of the DAB with different load and low
side dc voltages is measured and it is shown in Fig. 9. As
seen in Fig. 9(a), by using PSM, the efficiency is around 96%
when Vl = 1 pu, then it drops dramatically as Vl increases.
The test of the DAB by using PSM at Vl = 2 pu is avoided
for safty reasons, since the hard switching creates very high
voltage spikes on power switches, which can break the power
switches. While the efficiency can be evaluated according to
the trend of the efficiency curves, and it should be lower than
90% or even lower. In Fig. 9(b), the voltage doubler is enabled
when Vl is beyond 1.25 pu. The improvement on efficiency is
obvious. The efficiency starts to increase instead of dropping
when Vl increases beyond the threshold, and it increases to
96% when Vl is around 2 pu.
IV. CONCLUSIONS
The DAB converter by using the conventional phase shift
modulation can achieve soft switching and high efficiency
when low side dc voltage is close to 1 pu, where 1 pu equals to
the high side dc voltage divided by the transformer turn ratio.
When low side dc voltage is close to 2 pu, the soft switching
is very difficult to be achieved. The hard switching will not
only reduce the efficiency of the converter but also induce
high voltage spikes on the power switches. In order to achieve
soft switching and high efficiency in DAB when low side dc
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Fig. 9. The efficiency of the DAB with (a) PSM (b) PSM when Vl is close
to 1 pu, voltage doubler when Vl is close to 2 pu.
voltage is close to 2 pu, a voltage doubler circuit is proposed.
The circuit is composed of the dc blocking capacitor and the
low side full bridge, thus no extra components are added to the
DAB. It is realized by rearranging the PWM signals based on
the phase shift modulation, which keeps the control complexity
94.2 % @ 550 W
95.2 % @ 650 W
94.5 % @ 750 W
93.4 % @ 850 W
91.3 % @ 950 W
84.5 % @ 550 W
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Fig. 8. The square waveforms generated by the high and low side full bridges, and the low side transformer current of the DAB using (a) PSM (b) voltage
doubler circuit, when Vl = 1.34 pu.
low. By using the voltage doubler circuit, the DAB converter
can again achieve soft switching as well as low circulating
power and thereby high efficiency even the low side dc voltage
becomes 2 pu.
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